

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10052255	01/23/2002	730	257	2829	SABINE GEYER

**APPLICANTS: Ebina Akihito, Matsuo Yutaka;

**CONTINUING DATA VERIFIED:

NONE S.B.G.

** FOREIGN APPLICATIONS VERIFIED:

JAPAN 2001-021931(P) 01/30/2001 S.B.G.

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☒ yes ☐ no

35 USC 119 conditions met ☒ yes ☐ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

111778

TITLE : Method of manufacturing semiconductor integrated circuit device including nonvolatile semiconductor memory devices

U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claims for 0.0
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drawn	Figures Drawn
		Print Fee	
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner	
		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 18, Sec. 793 and 794.			
Office is restricted to authorized employees and contractors only.			

FILED WITH

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket of 10/2/94 notice)